Abstract-State encoding of asynchronous controllers is a challenging problem that faces a vast space of solutions. Subtle differences in the insertion of signals may result in significant variations in the complexity of the logic. This paper proposes a novel approach that models the encoding problem as PseudoBoolean formula. A cost function that estimates the complexity of the logic is incorporated, where the estimator of essential literals becomes one of the most important terms of the function. The new approach has been tested in 175 benchmarks with encoding conflicts, including 127 four-phase latch controllers. The presence of logic estimators in the formula contributes to an average reduction of 43% in literals when compared to a plain SAT version of the problem, at the expense of a longer runtime. When comparing to the region-based approach in petrify, an average reduction of 14% in literals is obtained.
I. INTRODUCTION
State encoding is one of the critical problems during the synthesis of asynchronous control circuits. Several methods have been proposed in the past, either for circuits working in fundamental mode [1] or input/output mode [2] , among others. In the latter case, the concurrency between input and output events imposes more severe constraints on the insertion of internal signals to disambiguate encoding conflicts. What makes encoding difficult is the preservation of the implementability properties of the specification (e.g., consistency and persistence) after the insertion of new events.
In this paper we will face the encoding problem in its most generic form, i.e., using state-based models (state graphs) in which all possible interleavings of concurrent events are explicitly represented. State graphs (SGs) can be derived from higher level formalisms such as Signal Transition Graphs (STGs) or Burst-Mode (BM) machines.
The space of configurations for state encoding is huge and similar solutions may result in significantly different logic complexity. One of the challenges in solving the problem is finding low-complexity correct solutions.
This paper proposes an approach based on satisfiability (SAT) with two main features: (1) all possible solutions for the encoding problem are represented by one Boolean formula and (2) simple estimators of logic complexity are added to the formula in such a way that high-quality solutions can be obtained by Pseudo-Boolean optimization.
The work goes beyond a previous SAT-based approach presented in [3] , both in the space of explored solutions and in the estimation of logic complexity. The results obtained by our method shows that still a tangible margin for improvement was left by the best previous approaches implemented in petrify [2] or MPSAT [4] .
II. OVERVIEW
Let us consider the following sequence of events that models the behavior of a controller with {r 0 , a 1 , a 2 } and {a 0 , r 1 , r 2 } as input and output signals, respectively: Given that a 1 is an input signal, a new event (e.g., x + ) can only be inserted between a 
A well-established estimator of the complexity of a logic circuit is the number of literals of the Boolean equations after logic minimization. We use the same criterion in this paper.
The state encoding problem faces a vast space of solutions. The challenge is to find the ones that lead to simpler circuits without resorting to logic minimization during the exploration. This paper proposes a SAT-based approach. in which the main contribution is the incorporation of logic complexity estimators in the same formula. The most important estimator used in this paper is the number of essential literals. Informally, if the encoding of two states, s 1 and s 2 , only differs in one signal value (e.g., z = 1 in s 1 , z = 0 in s 2 ), and s 1 and s 2 belong to the on-and off-set of the next-state function for signal x, respectively, then z is essential for x, i.e., z must be in the support of x. The important aspect is that the presence of essential literals is a local property (between pairs of states) that can be efficiently encoded in a Boolean formula. Moreover, the number of essential literals can be minimized by using Pseudo-Boolean optimization [5] .
We have observed that there is a very high correlation between the number of essential literals and the final literals of a function represented as a factored form. Fig. 1 depicts a plot comparing essential vs. actual literals for a large number of controllers. The solid line represents the ideal prediction (essential = actual). The red dashed line represents a linear regression (R 2 = 0.91), that indicates that the number of essential literals is a good estimator. The following table reports the logic equations for the previous solutions of the example. The number of essential literals is represented in brackets and is a lower bound (and a good estimator) of the number of literals of the equations.
Besides essential literals, there are other estimators that also have some correlation with the complexity of the logic: size of the don't care set and number of entry points of the excitation regions. These estimators will be discussed later in the paper.
III. BACKGROUND
This section reviews some known concepts on Boolean functions, state graphs and speed-independent circuits.
A. Boolean Functions
An incompletely specified function (ISF) is a functional mapping F : B → {0, 1, −}, where B = {0, 1} and '−' represents the don't care (DC) value. The subsets of B n in which F has the 0, 1 and DC values are called the OFF-, ONand DC-set, respectively.
Let F (x 1 , x 2 , . . . , x n ) be a Boolean function of n Boolean variables. The set X = {x 1 , x 2 , ..., x n } is the support of the function F. A variable x i ∈ X is essential for function F if there exist at least two elements of B n , v 1 and v 2 , that only differ on the value of x i , such that F (v 1 ) = 0 and F (v 2 ) = 1.
B. State graphs
The work presented in this paper uses State Graphs (SG), that can be derived from higher-level formalisms such as STGs or BM machines. An SG is a 4-tuple (S, T, Σ, δ) such that S is a finite set of states, T ⊆ S × S is the set of transitions and 
An SG is said to be commutative if for any state s 1 in which the traces ab and ba are enabled, the firing of the traces leads to the same state, i.e., if
An important result on speed independence is as follows [2] : a deterministic SG with CSC that satisfies persistency and commutativity is implementable as a speed-independent circuit. An additional important property is input-properness. An SG is input-proper if no internal signal triggers any input signal. This guarantees that the behavior of the environment does not depend on any unobservable signal of the circuit.
Solving the state encoding problem is based on inserting new signals to disambiguate CSC violations. The insertion of new signals proposed in this paper preserves the conditions for speed-independence and input-properness.
D. Signal Insertion
The insertion of a new internal signal into an existing SG is now described. This transformation preserves trace equivalence. An in-depth explanation signal insertion can be found in [2] , [3] .
Henceforth, the new inserted signal will be named x / ∈ Σ, whereas the signals from the original SG will be named a, b ∈ Σ. The signal insertion process requires all states in S to be partitioned into four sets 1 : ER + , ER − , QR + and QR − . These sets will determine the future ERs and QRs of x.
After inserting signal x, some transitions will be delayed (triggered) by x. These are the transitions that exit ER:
Some other transitions will become concurrent with x. These are transitions that will remain inside ER:
)} The set of new states created by the insertion of x is called S. For every state s ∈ ER a new sibling stateŝ ∈Ŝ is added. New transitions are also added with the new states. In particular, the new sets of transitions are:
with T x referring to the transitions between siblings, T d to the delayed transitions and T c to the concurrent transitions.
The new SG (S , T , Σ , δ ), obtained after the insertion of x in the original SG (S, T, λ S , λ E ) is defined as: Fig. 2 shows an example of signal insertion on a fragment of an SG. On the left, the figure shows the SG before signal insertion in which every state has been tagged with one of the ERs or QRs of x. On the right, states in the ER of x have been duplicated and the new transitions defined accordingly.
A generic view of signal insertion is depicted in Fig. 3 . On the left, the partition of S into the four ER/QR regions of x is shown. On the right, the state space after adding the sibling states is shown. 1 When no subscript is specified in the sets, they are assumed to refer to the new inserted signal. 
IV. SAT FORMULA FOR THE SIGNAL INSERTION PROBLEM
The SAT formulation is inspired by the work in [3] . The main difference of this paper is that the CSC problem is solved by inserting signals sequentially rather than inserting all signals at once. This strategy explores a larger space of solutions, since it allows one internal signal to trigger another internal signal. This enables the generation of solutions that cannot be found by the approach in [3] .
Signal insertion is based on partitioning the set of states into four subsets as described in the previous section. The SAT formula encodes this partitioning. Additionally, it also encodes the properties for speed-independent implementability: consistency, persistence and input-properness.
A. Boolean variables
Two variables are defined for every state s: v 1 (s) and v 2 (s). They encode the membership of s to one of the ER/QR regions of x. The encoding used in this work is:
The total number of variables is 2×|S|. Additional variables, will be required for optimization purposes (see Section V).
B. Consistency
Constraints to ensure the consistency of x (i.e., x + and x − alternate) must be included in the SAT formula. That means that all paths across the SG must visit the insertion regions in the order 
The insertion of a new signal must guarantee that no new non-persistence is introduced. For that, it suffices to look at diamonds of concurrent transitions [2] , [3] . Fig. 5 (left) depicts a diamond with a possible assignment of ER/QR regions for signal insertion. On the right, the result after signal insertion is shown. It can be noticed that this insertion does not maintain persistence, e.g., a is enabled in s 1 but not in s 3 . Fig. 6 shows all possible allocations of ERs in a diamond. The circled states identify the ER for insertion. Circled regions preserve persistence, whereas shadowed regions do not.
→ s 4 , persistence can be formulated with the following three constraints:
Similar clauses apply for ER − .
D. Input-properness
Input-properness is guaranteed by forbidding x to trigger an input signal, i.e., not allowing any input transitions to exit ER. Formally, for each s 1 a → s 2 , such that a is an input event:
This section introduces the optimization part of the SAT formula for generating high-quality solutions. Optimization is performed by defining a cost function as a linear combination of Boolean variables. This function biases the explored solutions towards disambiguating CSC conflicts with low logic cost. Methods for Pseudo-Boolean optimization can be used to formulate the problem with a linear cost function and still using SAT solving engines [5] .
A. Reduction of CSC Conflicts
After the insertion of a signal x, some of the CSC conflicts will be solved and some will not. We next propose a formulation to quantify the remaining conflicts after the insertion.
Let 
USC conflicts may also become CSC conflicts after signal insertion (they are called secondary conflicts). They occur when two states still have the same code and x becomes enabled in one of them but not in the other one. While this can be easily modelled as a Boolean formula, these conflicts have a very minor impact and can be ignored in practice.
The total number of conflicts (minus secondary conflicts) that will remain after inserting x can be easily computed as:
B. Estimation of logic: essential literals
The encoding for essential literals is the most elaborate of the ones presented here. For clarity, let us define d(s 1 , s 2 ) as the Hamming distance between the binary encodings of s 1 and s 2 after the insertion of x. Additionally, the predicate
This predicate can also be extended and used for sibling states, e.g., d 1 (s 1 ,ŝ 2 ). We will use the predicates ON y (s) and OFF y (s) to denote the fact that state s belongs to the on-and off-set of signal y, respectively, after the insertion of signal x. Further details about the encoding of these predicates are given in the appendix.
The basic condition for a signal z becoming an essential literal for signal y is as follows: there must be a pair of states s 1 ∈ ON y (s) and s 2 ∈ OFF y (s), such that d 1 (s 1 , s 2 ) and s 1 (z) = s 2 (z). We can also distinguish between positive and negative essential literals depending on the polarity of the essential literal z with regard to y.
We can now define the basic predicate that represents the fact that two states (or their siblings) with Hamming distance one can be at the on/off-set of y after the signal insertion:
Next, the constraint for essential literals is defined, where E + z→y and E − z→y are new boolean variables that represent the fact that z is a positive and negative essential literal for y, respectively.
The number of essential literals after the insertion of x can now be computed as:
C. Don't Care set
A large DC-set increases the opportunities for logic minimization. After the insertion of the new signal, the size of the DC-set depends on the amount of new sibling states, which is determined by the size of the ERs for signal x. A simple way for estimating their size is to count the signals that are concurrent with x after the insertion.
The variables conc a+ and conc a− indicate whether there is a transition a+ or a−, concurrent with x. The following predicates represent the concurrent events with x: 
The number of entry points can now be computed by:
E. Cost function
The multiobjective cost function used to estimate the quality of a solution is defined as: (4) with α, β, γ, δ being adjustable coefficients.
This function needs to be encoded as a SAT formula. The larger the coefficients, the more complex the formula. This affects the runtime dramatically and limits the range of values that can be used in practice. We found that weights ≤ 3 produce good results with reasonable execution times.
Having a diversity of cost functions with different coefficients also contributes to a wider exploration of solutions. In our experiments we have also generated results by exercising a small set of cost functions and selecting the best solution. This strategy will be further discussed in Section VIII.
VI. SAT-BASED OPTIMIZATION ALGORITHM
The optimization algorithm iteratively tries to insert new signals (one at a time) into the SG until CSC is solved or no satisfiable is found. The core of the algorithm is the function findModelForOneSignal, which returns a model that encodes the definition of the ER ± /QR ± regions for the insertion of a new signal.
Algorithm 1 sketches the procedure to find a solution for signal insertion using pseudo-Boolean optimization. The cost function (4) is encoded as a set of SAT clauses [6] . The function is minimized by iteratively constraining the formula until it becomes unsatisfiable. If a model with Cost = k is found in one iteration, the constraint Cost < k is encoded and added for the next iteration. This strategy speeds-up the optimization by taking advantage of the clauses learned by the SAT solver from the previous iterations [6] .
A binary search on the value of k could also be possible, but it cannot take advantage of the learned clauses. We have not observed a clear benefit when using binary search.
Algorithm 1: FINDMODELFORONESIGNAL(G)
input : An SG with CSC conflicts. output: A SAT model for signal insertion.
The PBLib [7] toolkit was used for the encoding of PseudoBoolean constraints and solving the SAT formulas. Internally, PBLib uses Minisat [8] as SAT solver.
VII. COMPARISON WITH PREVIOUS ART
We next discuss the main differences with the most relevant approaches proposed for asynchronous controllers working in input/output mode. We can distinguish two main categories:
• Structural methods working at Petri net level, such as MPSAT [4] (based on unfoldings) and structural methods using integer-linear programming [9] .
• State-based methods, such as petrify [2] and a previous SAT-based approach [3] . We will use the example of Fig. 7 , depicting one of the 4-phase latch controllers presented in [10] , to discuss the differences among tools. This figure includes the approach presented here, that will from now on be referred to as PBASE. The logic equations for each solution are the following:
x2 +rrx1 (x1 ra)+rrx1 x1 =x2 lr+x1(ra+x3) (x2 rr)+x1 +lr (ra rr lr)+x1(rr lr) x2 = (x3 +x1)+x2 lr ra(x1 +lr)+x2 lr x3 = (x2x1ra)+x3x1
Regarding the exploration of insertion points for the new signals, the main limitation of the structural methods is that the original specification acts as a corset. The new events must be anchored in existing nodes of the Petri net (or its unfolding). If two different Petri nets have the same reachability graph, the space of solutions is also different and a subset of the solutions available at SG level. Moreover, the insertion must be done in such a way that the causality relations can be expressed with the semantics of a Petri net. In Fig. 7 , the MPSAT solution requires three new signals and 22 literals. The reader can intuitively perceive that the new events have simple causality relations. This phenomenon also occurs for the ILP-based method proposed in [9] .
Petrify is a special case. The insertion of signals is done at state level, however the sets of states for insertion are built based on combinations of regions (that correspond to Petri net places). Petrify only uses simple combinations of regions that prevent the exploration of intricate solutions that could potentially be better. It requires two signals and 13 literals.
PBASE provides the most efficient solution, with only one signal and 11 literals. Notice that the two new events have multiple causality relations (two input and two output arcs). Although the figure shows a Petri net, these relations are naturally found at state level ignoring the model of the original specification. In this particular case, the solution was representable as a nice Petri net.
With regard to the estimation of logic, structural methods are mostly based on finding trigger relations between events. This gives a lower bound on the number of literals, although it is less accurate than the estimation given by essential literals.
The SAT-based approach presented in [3] has two main limitations. First, all new signals are inserted simultaneously and cannot have mutual trigger relations between them. Second, the approach is simply based on finding valid solutions without any estimation of the logic cost. The solutions provided by this approach are significantly worse than the ones generated by the other tools discussed in this section.
VIII. RESULTS
This section shows the experimantal results for PBASE and a comparison with Petrify and MPSAT. Additionally, we have re-implemented the approach from [3] (referred to as SAT), and included it as a baseline.
We have used a large diversity of benchmarks from the literature and all the 4-phase latch controllers presented in [10] (127 out of 137 had CSC conflicts). The solutions for all benchmarks can be found in [11] . Table I • PBASE(single): using the coefficients (2,1,3,2).
• PBASE(multi): using multiple different values for the coefficients and choosing the best solution. The set of coefficients were (0,1,1,1), (3,2,2,0), (3,1,1,0) and (1,0,1,1), besides the one used for PBASE(single). PBASE(multi) explores a larger variety of solutions at the expense of computational time. It also uses a fast heuristic in the first iteration to be able to solve larger problems. A 10-minute timeout is set up and the best solution found when the timeout expires is returned. The combination of the fast heuristic with the timeout allows to solve problems that could not be solved with the simpler version.
In some cases, the tools were not able to complete the task. These cases are reported with one of the following codes:
• Unsf: Unsafe Petri nets. MPSAT is unable to solve them.
• Fail: The tool was unable to find a solution.
• Time: No solution found in less than 1 hour. A summary of the results for Table I can be found in  Table II , including the results for SAT [3] . This table presents a comparison between PBASE(multi) and the other tools. Row Solved reports the number of solved instances. The remaining data in the table only report the total results for the benchmarks that were solved by both tools under comparison. Results for those not solved by both were ignored in the summary. The CPU time is divided into 3 groups as a function of problem size (see Table III for the group division). This puts into scale the amount of time used for the largest problems. The final row reports the ratio of literals obtained by any pair of tools taking the other tools as a reference.
SAT gives the lowest-quality solutions, as it does not include any quality estimator in the model, while PBASE outperforms the other methods, with an average improvement of 13% in 
A. Scalability
A major concern is scalability with the size of the SG. The main reason for the increase of the CPU time is the size of the SAT formula, which is mainly dominated by the clauses representing the cost function (Pseudo-boolean constraints). Table III reports the average execution times for the benchmarks classified in three categories according to the number of states (|S|) and signals (|Σ|) of the SG (n reports the number of instances in each class). While the runtime is low for small examples, it drastically increases for large SGs.
Our current work is focused on resorting to decomposition techniques that can handle SGs with 10 6 states and beyond, inspired by approaches previously proposed at the level of STG [12] . The existing algorithms to calculate projections on subsets of events using algorithms with O(m log n) complexity 3 [13] may play a crucial role to achieve that goal.
IX. CONCLUSIONS
This paper has introduced a novel approach for state encoding based on Pseudo-Boolean optimization. The approach allows to encode any valid solution as well as estimators of logic complexity. The results show a significant reduction in the number of literals with respect to the existing tools.
Scalability for large controllers is an aspect that must be considered in the near future, possibly using divide-andconquer strategies to decompose the specification into a set of smaller communicating controllers.
The exploration of solutions trading-off performance and complexity is also another aspect that can be addressed to reduce the input/output response time of the controllers.
APPENDIX
This section defines some Boolean predicates that were used in Section V for the cost function. Henceforth, the suffix ± is used to indistinctly refer to the positive and negative regions.
The next predicate indicates that a transition in the original SG is delayed by x after its insertion: The following predicates define the encoding of x in a state s after signal insertion:
ONEy(s) = ER Finally, we are interested in the Hamming distance being one after the insertion of x. This is defined by d 1 (s 1 , s 2 
